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Abstract—A generic circuit partitioning method is proposed
which reorders the equations and variables of power electronic
circuits with idealized switches and diodes in a specific bordered
block-triangular form, where each block on the diagonal is depen-
dent only on a small number of switches. The number of floating-
point operations for sparse matrix triangularization, needed after
a change of switch configuration, is reduced significantly by
using the possibility to individually store the triangular LU
factors of the diagonal blocks in memory for each possible switch
configuration. The method is applicable to any power electronic
circuit, but is especially beneficial for electromagnetic transient
simulation involving modular multilevel converter (MMC) HVDC
topologies where the number of switching components is usually
very large.
I. INTRODUCTION
TRANSIENT simulation models of power electronic cir-cuits with a large number of idealized switching com-
ponents have an exponential complexity in the number of
possible switch configurations. For these circuits, it is infea-
sible to store the triangular LU factors of the circuit matrix
in memory for every possible switch configuration. Therefore,
an LU refactorization is required with each switch change.
For large systems, a full refactorization is computationally
expensive and the simulation time increases significantly when
switching occurs frequently.
A typical application where this problem arises is the
electromagnetic transient (EMT) analysis of power systems
with voltage-source HVDC converters (VSCs). In a two-level
VSC, many IGBTs are connected in series but are operated
simultaneously as one valve. Each valve can therefore be
modeled with a single idealized switch for applications where
detail within one valve is not needed [1]. In contrast to line-
commutated thyristor HVDC converters, VSCs operate at a
high switching frequency compared to the grid frequency.
Furthermore, with the advent of the modular multilevel con-
verter (MMC), the number of individually operated switching
devices at converter level increases substantially. In this case,
the large number of switches combined with the occurrence of
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many switch events within one cycle causes the refactorization
process to dominate the simulation time. Reduced MMC
models exist [2], [3], but models with typically thousands of
idealized switching components are needed for EMT studies
in which detail of the converter topology behavior is neces-
sary, e.g. in dc fault studies, failure mode analysis and for
verification of the control system.
EMT-type simulation programs partition the full circuit in
smaller disconnected subcircuits using the inherent time delay
of transmission line and cable models [4], [5]. Only subcircuits
that change need refactorization. However, as all switches of a
single HVDC converter are grouped within one subcircuit, the
refactorization time per subcircuit can still be considerable.
The original EMTP [4], published three decades before VSC
HVDC systems emerged, included a technique to prevent full
refactorization when only a few switches are present in each
subcircuit. Matrix rows and columns that can be modified by
switch operations are ordered last. As a result, row operations
for refactorization are confined to only the lower part of the
matrix [4], [6], [7]. This feature has not always been included
in later EMTP versions [7]. A similar technique is applied in
EMTDC where switch-dependent rows are additionally sorted
by their frequency of modification [5]. However, these two
techniques are not advantageous when the number of switches
in a subcircuit is large [7], and this is especially so for MMC
models.
Another method, currently used in real-time simulation [8],
completely prevents refactorization by replacing each switch
with a small inductor and capacitor for respectively the on-
and off-state in such a way that the circuit matrix is inde-
pendent of the switch state [9]. As the artificial inductors and
capacitors cause unwanted oscillations, an integration method
with sufficient damping (e.g. Backward Euler) is needed [9].
Nevertheless, the maximum time step of this method is limited
because it takes multiple time steps for the numerical error to
decay.
In the method of [10], the circuit is manually partitioned
in child subsystems with a limited number of switches, inter-
connected by a parent system of reduced dimensions. The LU
factorizations of child submatrices are stored in memory for
each switch configuration. Therefore, only the parent matrix
has to be reconstructed and refactorized at switch events. This
method has been successfully applied to create an efficient
MMC model for EMT simulation [11]. However, this model is
constructed specifically for the half-bridge MMC and therefore
has to be manually adapted for other topologies. Meanwhile, a
whole new range of converter topologies based on the concept
of cascading modules has been developed in recent years
[12], [13]. Therefore, there is a need for automated solution
methods.
This paper presents an automated circuit partitioning
method by using the circuit state variables as separators. It
is shown that a finer partitioning can be reached by using
a branch analysis formulation instead of nodal analysis. As
a result, the circuit matrix for known state variables can be
reordered in block-triangular form. Each block on the diagonal
is dependent on a small number of switches. Therefore, the
LU-factors of each individual block can be stored in memory
for every possible switch configuration. For explicit numerical
integration methods, this means that the LU-factors of the
full matrix can be constructed from memory for every switch
position, without any additional operations, except for some
exceptional cases where a block on the diagonal is singular. By
using the same block partitioning, the matrix needed for im-
plicit numerical integration can be permuted in a hierarchical
bordered block-diagonal form. In this case, the LU factors can
be constructed by eliminating only a few rows, reducing the
number of floating-point operations needed for refactorization
significantly. Because of the generic approach, the method is
suitable for a large variety of converter topologies or switching
circuits.
The structure of the paper is as follows: in Section II, the cir-
cuit equations are derived with branch analysis. In Section III,
the method for automatic partitioning is presented and the
advantages of using branch analysis instead of nodal analysis
for circuit partitioning are discussed. Section IV describes
the usefulness of the method for numerical simulation. In
Section V, the method is demonstrated by application to an
MMC.
II. FORMULATION OF CIRCUIT EQUATIONS
A. Circuit Matrix
The differential-algebraic equations (DAEs) of a general
electric circuit are formulated by combining Kirchhoff’s cir-
cuit laws with the constitutive equations of the circuit ele-
ments [14]. Using the branch-node incidence matrix A of the
circuit topology, Kirchhoff’s laws are expressed as
0 = AiB and AT e = vB, (1)
where the vectors iB, vB, and e respectively represent branch
currents, branch voltages, and node potentials. The set of
branches B contains capacitive branches C , inductive branches
L , resistive branches R, independent voltage source branches
U , independent current source branches J , and branches with
switch components S. The constitutive equations for each
branch type are given by
q˙ = iC , q = fC (vC) , (2a)
φ˙ = vL, φ = fL (iL) , (2b)
0 = fR (iR, vR, t) , (2c)
vU = uU (t) , (2d)
iJ = uJ (t) , (2e)
0 = fS (iS , vS , σ, ) , (2f)
where additional vector variables are defined for capacitor
charges q, inductor fluxes φ, and the binary states of the
switches σ. The representation of the resistive constitutive
equations (2c) includes coupled resistors, dependent sources,
transformers and gyrators. Likewise, (2a) and (2b) can respec-
tively include coupled capacitors and coupled inductors. Two
types of idealized switch models are considered for (2f): a
two-valued resistor and an ideal on/off switch [15]. Both can
be represented with the following relation:
((1− σi) + σiRon) iS,i = (σi + (1− σi)Goff) vS,i, (3)
where Ron and Goff are the on-state resistance and off-state
conductance. The ideal on/off switch model can be obtained
by choosing zero values for Ron and Goff.
Although the equations in (2) are in general nonlinear,
most circuits elements in EMT analysis are modeled with
linear equations. The nonlinear elements are either linearized
within Newton iterations, replaced with a piecewise linear
approximation, or replaced with a network equivalent based
on the compensation method [6]. Therefore, in the remainder
of this paper, a linear matrix representation of the network is
used. Combining (1) and (2), and after discretization of (2a)
and (2b) with a numerical integration method [15], a linear
system has to be solved at every time step k:
Ykxk = b, (4)
where Yk is the circuit matrix at time step k, xk is the
vector of unknown variables at step k, and b is a vector of
known variables dependent on the history of previous steps
and independent sources. Yk is dependent on the current switch
state through relation (3).
Multiple approaches exist to construct the circuit matrix Y
in (4). Most EMT-type programs use nodal analysis [4], where
the branch variables iB and vB are eliminated from (4) and
the set of unknown variables is reduced to the node potentials
e. As a result, the dimensions of the circuit matrix are signif-
icantly reduced while sparsity is preserved. To accommodate
for components that cannot be modeled with nodal analysis,
some branch currents and voltages are added as variables in
the modified nodal approach [16].
In branch analysis, the branch variables iB and vB are
selected as unknown variables and the node potentials e
are eliminated. This results in a larger circuit matrix than
nodal analysis. However, in nodal analysis approaches branch
variables also have to be calculated for output variables and
for the calculation of history state variables in b, although they
can usually be calculated explicitly from the node potentials e.
Furthermore, the branch variables of ideal diodes are needed
to resolve their conduction state. The modified nodal analysis
EMT solver in [17] adds additional variables for the branch
currents of idealized switches, for easier management of the
switch states. For these reasons, the choice for branch analysis
in this paper is not seen as a big disadvantage when a large
number of switching components are present. Furthermore, it
will be demonstrated in Section III that the matrix formulation
based on branch analysis is more suitable for the proposed
partitioning technique.
B. Branch Analysis
The nonzero elements of the branch-node incidence ma-
trix A in (1) are equal to 1 or −1. Therefore, the node
potentials can be eliminated with exact numerical precision by
row operations on the Kirchhoff equations, replacing (1) with
0 = AiB and 0 = BvB. (5)
Afterwards, exact row operations are used to bring A and
B into the following form:
A1,C A1,R A1,S A1,L A1,J
A2,R A2,S A2,L A2,J
A3,S A3,L A3,J
0 A4,L A4,J
A5,S 0 A5,J


iC
iR
iS
iL
iJ
 = 0, (6a)

B1,L B1,R B1,S B1,C B1,U
B2,R B2,S B2,C B2,U
B3,S B3,C B3,U
0 B4,C B4,U
B5,S 0 B5,U


vL
vR
vS
vC
vU
 = 0. (6b)
In this representation, matrices A4,L and B4,C identify induc-
tor cut-sets and capacitor loops that cause the state variables
to be interdependent. In this case, the number of effective state
variables is reduced and the non-effective integrators change
their causality into differentiators. The state variables are
additionally dependent on input variables when independent
sources are involved in the cut-set or loop. In the terminology
of DAEs, circuits where these matrices occur are of DAE-
index 2. Most EMT-type solvers do not require any changes
to solve this type of DAE equations because they use an
implicit integration method that can also be used for numer-
ical differentiation. Other general DAE solvers, use symbolic
index reduction methods to reduce the number of integrator
states [18], [19]. Without index reduction, the circuit matrix
for explicit integration would not be of full rank. The index
reduction method used in this paper replaces the non-effective
integrators with the derivatives of the equations involving A4,L
and B4,C :
A4,LL−1vL +A4,J
diJ
dt
= 0, (7)
B4,CC−1iC +B4,U
dvU
dt
= 0, (8)
where L and C are matrices with inductances and capac-
itances. The index reduction method needs to be applied
occasionally during simulation when ideal on/off switches
occurring in the matrices A3,S and B3,S change their state.
The matrices A5,S and B5,S indicate cut-sets and loops with
switches and/or dependent sources. Columns in these matrices
corresponding to ideal on/off switches could lead to a singular
system of equations. Singular systems caused by electrical
disconnection of subcircuits can be resolved by using infinites-
imally small Ron and Goff values in the switch model [20].
Singular systems caused by short-circuiting voltage sources
or disconnecting current sources are not allowed.
Finally, (5) is combined with (2) where q and φ are
eliminated. In the remainder of this paper, the symbol H is
used to denote the circuit matrix in (4) for branch analysis.
III. CIRCUIT PARTITIONING
A. Partitioning with Nodal and Branch Analysis
Nodal analysis requires the selection of one node as a
reference node at ground potential. The potential variable
for this node does not occur in the circuit matrix. As a
consequence, the circuit matrix is partitioned in block-diagonal
form when two subcircuits are connected only by the ground
node (Fig. 1a). Each block on the diagonal can be solved
separately. However, when the two subcircuits are connected
by an arbitrary node as in Fig. 1b, the connection node
potential ec occurs in the equations of both partitions. This
results in bordering columns and rows around the block-
diagonal matrix form, preventing the independent solution of
the diagonal blocks. With branch analysis, subcircuits with
a single arbitrary common node always result in a block-
diagonal matrix structure, as illustrated in Fig. 1c.
Likewise, when independent current sources are connecting
subcircuits, similar borders occur in the nodal analysis matrix
when the return path is not the ground (Fig. 2a and Fig. 2b).
Again, the partitioning with dependent sources in branch
analysis results in block-triangular matrix forms (Fig. 2c
and Fig. 2d). Furthermore, a single dependent source can result
in a chain of partitions when the return path passes through
multiple subcircuits, as shown in Fig. 2e.
In summary, for circuit partitioning with nodal analysis,
the circuit can be decoupled by choosing connection nodes
as separators. The circuit matrix is in bordered block-diagonal
form where the borders involve the connection node potentials.
The borders first have to be eliminated with row reduction
before the subcircuits can be solved independently. When
switching components occur in the subcircuits, the elimination
of the borders is dependent on the switch state and has to be
redone when a switch state changes. For circuit partitioning
with branch analysis, known connection branch currents and
voltages are chosen as separators. This results in a block-
triangular form of the circuit matrix where each subcircuit
can be solved first for a given switch position. The unknown
connection branch variables can be calculated afterwards,
without any row operations dependent on the switch state.
A B
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0
0
(a) Nodal analysis
A B
gnd
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0
0
ec
ec
(b) Nodal analysis
A B
HA
HB
0
0
(c) Branch analysis
Fig. 1. Comparison of nodal analysis and branch analysis matrix structures
for partitioned circuits. Example of two subcircuits with a common ground
node (a) and with a common arbitrary node (b and c).
The proposed partitioning method, discussed in the next sub-
section, is based on branch analysis.
B. Automatic Partitioning with State Variables
The algorithm for automatic partitioning consists of two
stages: block-triangularization and the index reduction method
as discussed in Section II-B. Based on the principles of
previous subsection, the inductor and capacitor state variables,
iL and vC , are selected as separators.
Block-triangularization of square matrices can be achieved
with the strongly connected component algorithm of Tarjan
[21]. This algorithm works on the graph representation of the
matrix non-zero pattern and does not require numerical values
of matrix elements. Therefore, when applied to the circuit
matrix, the block triangular partitioning does not depend
on the state of switching components when a two-valued
resistor switch model is used. When an ideal on/off switch
model is used, some elements in the matrix are conditionally
zero. Therefore, dummy non-zero values are assigned to these
elements before block-triangularization.
An extension of the Tarjan algorithm provides block-
triangular partitioning for structurally singular matrices,
known as the Dulmage-Mendelsohn decomposition [22]. This
method distinguishes overdetermined and underdetermined
variables, a feature that is useful to identify nontrivial in-
terdependent state variable relations that cannot be identified
with (6) alone, for example when dependent sources or ideal
transformers are involved.
Tarjan’s algorithm performs only permutations on the rows
and columns of the matrix and does not perform row elim-
ination operations. However, elimination operations on rows
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Fig. 2. Comparison of nodal analysis and branch analysis matrix structures
for circuits partitioned with dependent sources. Example of two subcircuits
with nodal analysis interconnected with an independent current source and a
common ground node (a), or an arbitrary node (b). Example of subcircuits
connected with a dependent current source (c) and voltage source (d) with
branch analysis. Branch partitioning in a chain of subcircuits by a single
current source (e).
corresponding to Kirchhoff’s circuit laws (5) lead to a finer
partitioning and can be performed with exact arithmetic, as
these equations only contain 0, −1 and 1 elements. Therefore,
a more advanced block-triangularization algorithm is used
that distinguishes between rows where only permutations are
allowed and structural rows where also elimination operations
are allowed [23].
An illustrative example is shown in Fig. 3a. The matrix
structure after block-triangularization is shown in Fig. 3b.
The inductors L1 and L2 form a cut-set that introduces an
A
B
C
D
C1
L1
L2
L3
(a)
vL1
HA
HB
HC
HD
0
0
vL2 vL3 iC1
iL1 iL2 iL3 vC1
interdependent states
(b)
HA
HB
HC
HD
0
0
iL1 iL2 iL3 vC1
vL1 vL3 iC1
vL2
reduced state variable
appended
row
(c)
Fig. 3. Illustrative example for the circuit partitioning method. Example
circuit (a), matrix structure after block-triangularization (b), and matrix
structure after index reduction (c).
overdetermined equation relating known variables iL1 and
iL2 . As a result, the block-triangular matrix is structurally
singular, vL1 and vL2 are underdetermined, and the diagonal
block partitions are positioned slightly off-diagonal. The index
reduction method differentiates the overdetermined equation
and appends it to the matrix, resulting in the structurally
nonsingular block-triangular form in Fig. 3c with blocks
exactly on the diagonal.
IV. BENEFITS FOR NUMERICAL SIMULATION OF CIRCUITS
WITH SWITCHES
A. Sparse LU Factorization
A well known method for solving linear systems of the type
Ax = b, is obtained by factorizing A in triangular L and U
components with Gaussian elimination:
PAQ = LU, (9)
where P and Q are permutation matrices, and where x can
be calculated efficiently by solving two triangular systems
Ly = b and Ux = y. Sparse methods limit the number of
HB
HC
0
iL1 iL2iL3
vL1vL3
vL2
0
HD
0
0
iC1 vC1
HA0
0
Fig. 4. Hierarchical bordered block-diagonal structure for implicit integration
methods.
floating-point operations needed for factorization and solving
by not taking operations with zero elements in A, L, and U
into account. The Gilbert-Peierls sparse matrix factorization
algorithm is used in this paper [24]. For sparse methods, it
is important to limit the fill-in of new nonzero elements in
the L and U factors. Fill-in can be minimized by reordering
the rows and columns with the permutation matrices P and
Q. Additionally, row-permutations with P could be needed to
improve numerical accuracy with partial pivoting [24].
Circuit matrices in block triangular form can be solved by
applying sparse LU factorization to each diagonal block sep-
arately, which already limits fill-in significantly. The method
of [25] further reduces fill-in by applying an additional order-
ing algorithm within each diagonal block.
B. Numerical Simulation with Explicit Integration Methods
Explicit numerical integration methods calculate the state
derivatives explicitly as a function of the state variables of
previous time step. This requires the solution of the circuit ma-
trix for known state variables, for which the block-triangular
structure obtained in Section III can be efficiently used. The
diagonal blocks after partitioning depend on a limited number
of switches, and their LU factorizations are stored in memory
for each possible switch state. The system matrix can be solved
at each time step by block back-substitution after loading LU
blocks for the current switch position from memory.
However, when ideal on/off switches are used, it is possible
to have singular blocks on the diagonal for certain switch
states. These singular matrices are caused by interdependent
state variables or underdetermined switch states. In this case,
additional equations have to be appended to resolve the
singular system as explained in Section II-B. These rows will
not fit in the block-triangular matrix form and need to be
eliminated at each change of the switch position. Nevertheless,
this only occurs for specific switch conditions and the number
of rows that need to be eliminated is small compared to the
total number of rows.
C. Numerical Simulation with Implicit Integration Methods
Implicit integration methods introduce additional equations
in the circuit matrix, linking the state derivatives to the state
variables of the same time step. When appended at the bottom
of the block-triangular circuit matrix, the appended rows must
be re-eliminated for every change in the switch state. There-
fore, the rows corresponding to state derivatives are permuted
to locations where they only depend on a minimal number
of diagonal blocks. As a result, a recursive bordered block-
diagonal matrix structure is obtained [26]. For the example
of Fig. 3a, this structure is shown in Fig. 4.
The LU refactorization of the full system matrix is con-
structed as follows. At a selected level in the hierarchical
matrix structure, diagonal blocks are grouped with some of the
local borders into a larger diagonal block. For each of these
larger blocks, the LU factors are retrieved from memory. The
remaining border rows are re-eliminated only when they are
dependent on a diagonal block that changed its switch state.
The elimination process is performed by applying the Gilbert-
Peierls algorithm to the incomplete U matrix of the full circuit
matrix.
D. Other Applications
Various other applications are listed that could benefit from
the proposed partitioning method:
• For nonlinear circuit elements, Newton iterations require
multiple solutions of the system Jacobian matrix per time
step. The diagonal-blocks with nonlinear equations have to
be refactorized at each iteration, the other part of the fac-
torization can be reconstructed with the process discussed
above.
• Multiple diodes can change state after a switch event. The
partitioning method limits the search space for candidate
diode changes to diodes located in the same diagonal block
as the changed switch.
• The partitioning aids in detecting the components and
switches that are responsible for a singular circuit matrix.
When a diagonal block is singular, only the components in
that block can be responsible.
• Parallelization: block-matrices in the block-triangular matrix
can be grouped into larger blocks to be solved in parallel.
V. APPLICATION OF THE METHOD TO MMC
The method is applied to an MMC with 200 half-bridge sub-
modules per arm. Fig. 5a and 5b respectively show the MMC
and submodule topology. An implicit trapezoidal numerical
integration scheme is applied, resulting in the bordered block-
diagonal form as discussed in Section IV-C. Visualizations of
the bordered block-diagonal partitioning are shown in Fig. 6.
The figure illustrates that the partitioned diagonal blocks
contain the elements of a single submodule: four switches
and a capacitor. The rows corresponding to the trapezoidal
integration scheme for capacitors only depend on four switch
states, and are therefore automatically grouped with those
switches. The nine inductors in Fig. 5a are reduced by the
index reduction algorithm to five effective state variables. The
borders in Fig. 6a correspond to inductor voltages. It is clear
that many voltage variables of submodules are involved in the
calculation of the inductor voltages.
AC Grid
DC Side
Submodules
(a)
(b)
Fig. 5. (a) Modular Multilevel Converter (MMC) and (b) half-bridge
submodule circuit diagram.
Next, the LU factorizations of each block on the diagonal
are stored in memory for all possible switch configurations.
Table I illustrates that the memory requirement to store all
LU factorization scales only linearly with the number of
MMC submodules. It should be noted that it is possible to
reduce the number of stored factorizations significantly when
the assumption is made that each submodule has the same
parameters.
Finally, the computational performance of the LU refactor-
ization algorithm is assessed by counting the exact number
of floating-point operations needed for refactorization and the
solution of the triangular system for one time step. First, nodal
analysis is compared with branch analysis without partitioning.
In the nodal analysis test, the node potential variables are
augmented with branch currents for switch currents and state
variables, as required in a practical simulation algorithm.
The first two columns of Table II show that the number of
operations required for factorization and solving is of the
same magnitude for nodal and branch analysis. Due to the
extreme sparsity of the circuit matrix in Fig. 6a, factorization
requires only three to two times the amount of work required
for the solution of one time step. The third column of Table II
shows the results when the algorithm of this paper is applied.
At time steps where a refactorization is required, there are
still some operations needed. This is because the borders in
Fig. 6a contain a large number of nonzero elements that need
to be eliminated. Nevertheless, the number of floating-point
operations needed for refactorization is significantly reduced
and is more than three times lower than the number of
operations needed for the solution of one time step.
(a)
Zoom on diagonal
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Fig. 6. Matrix bordered block-diagonal pattern with trapezoidal implicit integration after application of the circuit partitioning method to an MMC with 200
submodules per arm (a), and a zoom on the diagonal (b).
TABLE I
MMC PARTITIONING RESULTS
Number of MMC submodules per arm 4 20 200
Circuit matrix size 265× 265 1255× 1255 12025× 12025
No. of nonzeros in circuit matrix 771 3523 34483
No. of idealized switch components 96 480 4800
No. of diagonal blocks with switches 24 120 1200
No. of stored block factorizations in memory 384 1920 19200
No. of stored nonzero elements in memory 14346 71542 715042
Avg. diagonal block size 10× 10 10× 10 10× 10
Avg. no. of switches per diagonal block 4 4 4
Avg. no. of valid switch states per diagonal block 16 16 16
TABLE II
LU PERFORMANCE FOR CIRCUIT MATRIX WITH TRAPEZOIDAL INTEGRATION
Nodal analysis Branch analysis Branch analysis
Partitioning Method No No Yes
Single LU Refactorization (No. of FLOPs) 178 004 126 158 19 201
Triangular LU Solve (No. of FLOPs) 86 730 67 310 70 474
VI. CONCLUSION
The proposed method automatically partitions power elec-
tronic circuits in small subcircuits by using state variables as
separators. The method is based on branch analysis, for which
a finer partitioning is achieved than with the more commonly
used nodal analysis. The partitioned circuit matrix, with the
state variables as known variables, can be reordered into block-
triangular form. Each block on the diagonal is only dependent
on a small number of switches. The method does not assume
any prior knowledge of the converter topology.
This matrix structure can improve the performance of EMT-
type simulations involving MMC HVDC systems with a large
number of switching elements by avoiding full refactorization
of the circuit matrix when a switch changes. The paper
presents two techniques that use caching of the LU factors of
the diagonal blocks to reconstruct the full factorization after a
switch change; respectively suitable for explicit and implicit
integration methods. For explicit methods, the LU factors of
the full matrix are completely reconstructed from memory.
For implicit methods, some rows still need to be eliminated.
For the MMC case, it is shown that the memory required for
factorization storage scales linearly with the number of MMC
submodules.
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